



SRI VASAVI STITUTE OF ENGINEERING STECHNOLOGY







Date: 11-01-2024

MITECH I SEMESTER (R19 REGULATION) II MID EXAMINATIONS, JANUARY - 2024 TIME TABLE

TIME: 10.00 AM TO 12.00 AM

· 	PPANES.	22481-2024 2742N/2AT)	23-01-1024 (TUECEAV)	24-01-2024 (WEDNESDAY)	25-01-2024 (THURSDAY)	27-01-2024 (SATURDAY)
**:	ECE (VLSI System Design - 61)	CMOS ANALOG IC DESIGN (M23EC11)	CMOS DIGITAL IC DESIGN (M23EC12)	Elective – I VLSI TECHNOLOGY (M23EC13A) VR	Elective II DEVICE MODELING (M23EC14A)	RESEARCH METHODOLOGY AND IPR (M23EC15)
		A STATE OF THE STA	Z)AVA			4.0.0.0

NOTE:

- Any Omissions or clashes in this time table may please be informed to the controller of examination immediately.
- The HOD's are requested to inform the Controller of Examination any other substitute subjects that are not included in the above time table immediately. ii,

Controller of Examinations

Copy to:

- 1) Chairman, Secretary, Correspondent,
- 2) Executive Directors,
- 3) Controller of Examination,
- 4) Hod's ECE & CSE.
- 5) Main Notice Board, Student's Notice Board, Circular file & Exam Cell